



PCI-SIG ENGINEERING CHANGE REQUEST

TITLE:	Port & Cable Aggregation ECR
DATE:	April 13, 2018
AFFECTED DOCUMENT:	OCuLink 1.0
SPONSOR:	Alex Haser; Molex

Part I

1. Summary of the Functional Changes

The OCuLink workgroup has received feedback that the information included in the specification regarding cable/ Port aggregation was unclear, particularly with respect to sideband management. Wording in sections relating to cable/ Port aggregation and sideband management has been reworked to be clearer.

2. Benefits as a Result of the Changes

Wording is clearer. Cable installation is easier.

3. Assessment of the Impact

Specification requirements are easier to understand.

4. Analysis of the Hardware Implications

Systems utilizing aggregated OCuLink Ports may be implemented with less confusion. Aggregated OCuLink cable assemblies may be built to be more effective in systems with aggregated Ports.

5. Analysis of the Software Implications

None; this change does not affect software.

6. Analysis of the C&I Test Implications

None; this change does not affect testing.

Part II

Detailed Description of the change

Change Section 3.4, page 12 as follows:

3.4 Port and Cable Aggregation



Note: These Ports are aggregated in the same order as Ports specified in the larger *PCI Express External Cable Specification*.

3.4.1. x4 Host and Peripheral Fixed Host Board-side Connector Aggregation

Host and peripheral Ports are permitted to be designed to support Port aggregation. Connectors that support Port aggregation are permitted to operate as independent x4 Ports or combined to form single, larger Ports (x8 or x16). For example, two x4 Ports may be combined to operate as a single x8 Port or four x4 Ports may be combined to operate as two x8 Ports or one x16 Port. Moreover, a pair of connectors supporting an aggregated x8 Port may be aggregated again to form part of a x16 Port.

- ☐ The x8 and x16 cables must provide the requisite number of x4 Free Cable-side connectors at each end. The relative positioning orientation of the Free Cable-side connectors must be constrained such that Lane ordering, as depicted by Figure 3-2 and Figure 3-3, is intuitively maintained when mating to the Host.
- ☐ When mated, the connector/cable set must not exceed the mechanical envelope defined by the Fixed Host Board-side connectors (see Chapter 9).

3.4.2. x4 Host and Peripheral Fixed Host Board-side Connector Aggregation Positioning Requirements

The basic Lane numbering and pin numbering for Fixed Host Board-side connectors is shown in Figure 3-1 for reference. OCuLink Ports (x4, x8, and x16) must be aggregated as shown in Figure 3-2 and Figure 3-3 and must meet the marking/labeling requirements listed in Section 8.

The minimum distance between Fixed Host Board-side Ports is determined by the size of the Free-side cable assemblies because:

- ☐ Application may require a different wire gauge, which may change the size (width and/or height) of the plug.
- ☐ Application may require a cable to exit in a particular direction which may interfere with another connector in close proximity.
- ☐ A Host is permitted to implement connectors oriented uniformly or belly-to-belly. Orientation affects connector spacing and the amount of clearance needed to mate/ unmate cables.

Request Request Request Request Request Request Request Request




Figure 3-2. Port Aggregation for x4 Fixed Host Board-side Connectors with Uniform Orientation




Figure 3-3. Port Aggregation for x4 Fixed Host Board-side Connectors with Belly-to-Belly Orientation

3.4.3. Additional Requirements for Aggregating Cables

- ☐ When mated, the connector/cable set must not exceed the mechanical envelope defined by the Fixed and Free connectors in this Specification.
- ☐ Cables are permitted to be aggregated to match specific applications where the host has aggregated Ports or by request from an end user.
- ☐ See Chapter 8 for labeling requirements.
- ☐ See Appendix F for system level information pertaining to Port aggregation.

Change Appendix A, page 76 as follows:

Appendix A – Cable Management Memory Map

A.2. Upper Page Memory Map

The upper page 00h contains the serial identifiers and is used for read-only identification information. The serial identifier is divided into the base identifier fields (bytes 128 to 191), extended identifier fields (bytes 192 to 223), and vendor-specific data fields (bytes 224 to 255). The format of the Upper Page 00h Memory Map is shown in Table A-1.

EDITOR'S NOTE: Leave other table entries unchanged. Changes shown here superscede changes incorporated via the Memory Map ECN.

Table A-1. Upper Page 00h

Byte	Description	Value	Type	Notes
139	Rsvd		Read Only	Not used for PCIe; used to indicate number of Lanes in SAS applications
140	Rsvd		Read Only	Not used for PCIe; used to indicate supported PCIe rates in SAS applications
141	Free Cable-side connector count	Indicates total number of cables in aggregate assembly	Read Only	Zero if not part of an aggregate cable assembly, legit values are 2+
142	Free Cable-side connector ID	Indicates cable in aggregate assembly	Read Only	Zero if not part of an aggregate cable assembly; legit values are \leq [Value of Byte 141]
143 - 144	Rsvd		Read Only	Not used for PCIe; used to indicate propagation delay in SAS applications

Change Appendix F, page 96 as follows:

Appendix F – System Level Port Aggregation

- The Upstream device must have Lanes configured into Ports of the desired size and configuration before Link training is able to begin. The method in which this occurs is beyond the scope of this Specification.
- The method for reading each Port is implementation specific:
 - The sideband signals for connector(s) with the lowest order Lane numbers must represent the logical Link.
 - Sideband signals are needed on each cable in an aggregate assembly in order to identify each Free Cable-side connector within the assembly. This is done by reading the memory map from each individual Free Cable-side connector.
- The cable management controller must configure each Port individually, regardless of the logical Port width.